Two-Level Cache Simulator

• Designed a two-level exclusive cache simulator with configurable block size, associativity, and eviction policies
• Implemented L1 (two-way) and L2 (four-way) caches with write-back and no-write-allocate policies
• Optimized eviction and dirty bit handling to improve cache performance and reduce miss penalties by 5%+